A Mixed Analog - Digital Artificial Neural Network Architecture with on - Chip Learning
نویسندگان
چکیده
1 A Mixed Analog-Digital Arti cial Neural Network Architecture with On-Chip Learning Alexandre Schmid, Yusuf Leblebici and Daniel Mlynek Abstract|This paper presents a novel arti cial neural network architecture with on-chip learning capability. The issue of straightforward designow integration of an autonomous unit is addressed with a mixed analog-digital approach, by implementing a charge-based arti cial neural network which interacts with digital control and processing units. We demonstrate the circuit architecture and designow approach for the case of a Hamming network performing pixel-pattern recognition. Keywords|Charge-based ANN, mixed-mode ANN hardware architecture, ANN integration designow.
منابع مشابه
Hardware Realization of a Hamming Neural Network with On-chip Learning
This paper addresses the mixed analog-digital hardware implementation of a Hamming artificial neural network with on-chip learning. The developed integrated circuit architecture consists of a charge-based variable-weight neural network, and a digital module implementing the chip control, as well as the on-chip learning algorithm as a hardwareoriented adaptation of the well-known error-correctio...
متن کاملA VLSI convolutional neural network for image recognition using merged/mixed analog-digital architecture
Hierarchical convolutional neural networks are a well-known robust image-recognition model. In order to apply this model to robot vision or various intelligent vision systems, its VLSI implementation with high performance and low power consumption is required. This paper proposes a VLSI convolutional network architecture using a hybrid approach composed of pulse-width modulation (PWM) and digit...
متن کاملA Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture
Hierarchical convolutional neural networks are a well-known robust image-recognition model. In order to apply this model to robot vision or various intelligent vision systems, its VLSI implementation with high performance and low power consumption is required. This paper proposes a convolutional network VLSI architecture using a hybrid approach composed of pulse-width modulation (PWM) and digit...
متن کاملImplementation of RBF Neural Network Reconfigurable Architecture – A NoC Design Strategy
The aim of the project is to design an Artificial neural network by using Network on Chip (NoC). Artificial Neural Networks (ANNs) are widely used in various applications such as recognition, security, Computer learning and so on. To meet requirements of higher performance, hardware implementations have been widely researched and developed. The popular implementation methods are analog, digital...
متن کاملA Mixed Mode Neuro-VLSI Chip for High Speed Applications
This paper presents selected design and operation details of a custom integrated neural chip. This neural processing chip is designed in the recent 0.18 μm, single poly, six-layer Copper Interconnect Technology. The chip realizes an architecture that achieves the task of autonomous-learning execution times in micro to milli seconds. The core consists of basic building blocks of 4-quadrant multi...
متن کامل